arch_avr_misc.h Source File
|
yasimavr
|
Loading...
Searching...
No Matches
arch_avr_misc.h
Go to the documentation of this file.
Implementation of a interrupt controller for AVR series.
Definition arch_avr_misc.h:67
Implementation of a misc controller for AVR series.
Definition arch_avr_misc.h:106
Implementation of a Reset controller for AVR core series.
Definition arch_avr_misc.h:138
Implementation of a Voltage Reference controller for AVR series.
Definition arch_avr_misc.h:43
Definition sim_cycle_timer.h:85
Definition sim_signal.h:227
virtual void ioreg_write_handler(reg_addr_t addr, const ioreg_write_t &data) override
Definition sim_peripheral.cpp:117
Generic model for managing VREF for analog peripherals (ADC, analog comparator)
Definition sim_vref.h:72
bit spec structure. Represent a field in a I/O register. It works the same as bitmask_t except used b...
Definition sim_types.h:287
Definition arch_avr_misc.h:54
std::vector< reg_addr_t > gpior
Array of addresses for the GPIORx registers.
Definition arch_avr_misc.h:97
regbit_t rb_WDRF
Watchdog Reset flag bit.
Definition arch_avr_misc.h:131
regbit_t rb_EXTRF
External Reset flag bit.
Definition arch_avr_misc.h:129
regbit_t rb_PORF
Power On Reset flag bit.
Definition arch_avr_misc.h:128
regbit_t rb_BORF
Brown Out Reset flag bit.
Definition arch_avr_misc.h:130
Definition sim_interrupt.h:105
Definition sim_ioreg.h:39
Definition sim_signal.h:39
Generated by